

WHAT IS CLAIMED IS:

5

1. A method of manufacturing a semiconductor device provided with first electrodes formed on a semiconductor substrate and second protruded electrodes provided on said first electrodes,

10 respectively, said method comprising the steps of:

a) forming a barrier metal on each one of said plurality of first electrodes, said step a) further comprising the sub-steps of:

15 - laminating a lowermost conductive metal layer on said first electrode, said lowermost conductive metal layer having a comparatively good joining property with said first electrode;

- laminating an intermediate conductive metal layer on said lowermost conductive metal layer;

20 and

- laminating an uppermost conductive metal layer on said intermediate conductive metal layer, said uppermost conductive metal layer serving as a barrier layer for preventing said second protruded electrode from being diffused in said first electrode;

25 b) forming said second protruded electrodes on said barrier metals; and

c) implementing one or more predetermined test on said semiconductor substrate by applying signals to said semiconductor substrate,

30 wherein said step c) is carried out after said step a) and before said step b).

35

2. The method as claimed in claim 1, wherein,

in said step c), the signals are supplied to the semiconductor substrate by contacting said barrier metals with probes.

5

3. The method as claimed in claim 1, wherein said uppermost conductive metal layer is made of a material having resistance to reaction and adhesion with the metal used for the probe.

15

4. The method as claimed in claim 1, wherein said uppermost conductive metal layer is made of a material which can be easily alloyed with the material of the protruded electrode and has resistance to oxidation.

20

5. The method as claimed in claim 1, wherein said step b) is implemented only on those semiconductor chips which have been determined as good semiconductor chips during said step c).

25

30

6. The method as claimed in claim 1, said step b) further comprising the sub-steps of:

35

- forming a first metal coating, which will become said lowermost conductive metal layer, on substantially the entire surface on said semiconductor

- forming a second metal coating, which will become a part of said intermediate conductive metal layer, on said first metal coating, said second metal coating having a layered structure of one or more layer having a comparatively good joining property with said first metal coating;

- forming fourth conductive metal layers, which will become said upper most conductive metal layer, on said third conductive metal layer, said fourth conductive metal layers having layered structure of one or more layer which easily alloys with the material of the second protruded electrodes and has resistance to oxidation;

35

7. The method as claimed in claim 6, wherein a weight of the fourth conductive metal layer is less than 2% (weight percentage) of the weight of the protruded electrode.

5

8. The method as claimed in claim 6, wherein
10 said first conductive metal layer is made of a metal chosen from a group consisting of titanium (Ti), chromium (Cr), molybdenum (Mo) and tungsten (W), or of an alloy containing a metal chosen from a group consisting of titanium (Ti), chromium (Cr), molybdenum
15 (Mo) and tungsten (W).

20

9. The method as claimed in claim 6, wherein said second conductive metal layer is made of a metal chosen from a group consisting of copper (Cu), nickel (Ni) and palladium (Pd), or of an alloy containing a metal chosen from a group consisting of copper (Cu),
25 nickel (Ni) and palladium (Pd).

30

10. The method as claimed in claim 6, wherein said third conductive metal layer is made of a metal chosen from a group consisting of copper (Cu), nickel (Ni) and palladium (Pd), or of an alloy containing a metal chosen from a group consisting of copper (Cu),
35 nickel (Ni) and palladium (Pd).

11. The method as claimed in claim 6, wherein
said fourth conductive metal layer is made of a metal
5 chosen from a group consisting of gold (Au), platinum
(Pt), palladium (Pd), silver (Ag) and rhodium (Rh) or
of an alloy containing a metal chosen from a group
consisting of gold (Au), platinum (Pt), palladium (Pd),
silver (Ag) and rhodium (Rh).

10

12. The method as claimed in claim 6, wherein
15 said protruded electrode is made of a metal chosen from
a group consisting of tin (Sn), lead (Pb), silver (Ag),
indium (In) and bismuth (Bi) or of an alloy containing
a metal chosen from a group consisting of tin (Sn),
lead (Pb), silver (Ag), indium (In) and bismuth (Bi).

20

13. A semiconductor device having a
25 semiconductor chip, first electrodes formed on said
semiconductor chip, barrier metals formed on said
first electrodes and having laminated structures, a
plurality of second protruded electrodes, which serves
as external connection terminals, formed on said
30 barrier metals,

said barrier metal comprising:

a lowermost conductive metal layer laminated
on said first electrodes and made of one or more
conductive metal coating having a comparatively good
35 joining property with said first electrodes;

an intermediate conductive metal layer
laminated on said lowermost conductive metal layer and

Subst.
a'

made of one or more conductive metal layer having a comparatively good joining property with said lowermost conductive metal layer, at least one of (said conductive metal layers) serving as a barrier layer for preventing said protruded electrodes from (diffused) into (said conductive metal layers) and an uppermost conductive metal layer laminated on (said intermediate conductive metal layers) and made of one or more uppermost conductive metal layers made of a material which easily alloys with the material of (said plurality of the uppermost conductive metal layers).

15

14. A method of manufacturing a semiconductor device comprising the steps of:

a) forming barrier metals on first electrodes provided on a chip of the semiconductor device;

b) implementing, after said step a), a predetermined test on the semiconductor device by applying a signal to the semiconductor device via at least one of the barrier metals; and

c) forming, after said step a), second protruded electrodes on the barrier metals.

30

15. The method as claimed in claim 14 wherein said step a) comprises a step of forming the barrier metals each having a multilayer structure having uppermost conductive metal layer which is made of a material which can be alloyed with a material of the second protruded electrodes and has a resistance to

b) and
the prob

Add B2

1981-1982
 1982-1983
 1983-1984
 1984-1985
 1985-1986
 1986-1987
 1987-1988
 1988-1989
 1989-1990
 1990-1991
 1991-1992
 1992-1993
 1993-1994
 1994-1995
 1995-1996
 1996-1997
 1997-1998
 1998-1999
 1999-2000
 2000-2001
 2001-2002
 2002-2003
 2003-2004
 2004-2005
 2005-2006
 2006-2007
 2007-2008
 2008-2009
 2009-2010
 2010-2011
 2011-2012
 2012-2013
 2013-2014
 2014-2015
 2015-2016
 2016-2017
 2017-2018
 2018-2019
 2019-2020
 2020-2021
 2021-2022
 2022-2023
 2023-2024
 2024-2025
 2025-2026
 2026-2027
 2027-2028
 2028-2029
 2029-2030
 2030-2031
 2031-2032
 2032-2033
 2033-2034
 2034-2035
 2035-2036
 2036-2037
 2037-2038
 2038-2039
 2039-2040
 2040-2041
 2041-2042
 2042-2043
 2043-2044
 2044-2045
 2045-2046
 2046-2047
 2047-2048
 2048-2049
 2049-2050
 2050-2051
 2051-2052
 2052-2053
 2053-2054
 2054-2055
 2055-2056
 2056-2057
 2057-2058
 2058-2059
 2059-2060
 2060-2061
 2061-2062
 2062-2063
 2063-2064
 2064-2065
 2065-2066
 2066-2067
 2067-2068
 2068-2069
 2069-2070
 2070-2071
 2071-2072
 2072-2073
 2073-2074
 2074-2075
 2075-2076
 2076-2077
 2077-2078
 2078-2079
 2079-2080
 2080-2081
 2081-2082
 2082-2083
 2083-2084
 2084-2085
 2085-2086
 2086-2087
 2087-2088
 2088-2089
 2089-2090
 2090-2091
 2091-2092
 2092-2093
 2093-2094
 2094-2095
 2095-2096
 2096-2097
 2097-2098
 2098-2099
 2099-2100
 2100-2101
 2101-2102
 2102-2103
 2103-2104
 2104-2105
 2105-2106
 2106-2107
 2107-2108
 2108-2109
 2109-2110
 2110-2111
 2111-2112
 2112-2113
 2113-2114
 2114-2115
 2115-2116
 2116-2117
 2117-2118
 2118-2119
 2119-2120
 2120-2121
 2121-2122
 2122-2123
 2123-2124
 2124-2125
 2125-2126
 2126-2127
 2127-2128
 2128-2129
 2129-2130
 2130-2131
 2131-2132
 2132-2133
 2133-2134
 2134-2135
 2135-2136
 2136-2137
 2137-2138
 2138-2139
 2139-2140
 2140-2141
 2141-2142
 2142-2143
 2143-2144
 2144-2145
 2145-2146
 2146-2147
 2147-2148
 2148-2149
 2149-2150
 2150-2151
 2151-2152
 2152-2153
 2153-2154
 2154-2155
 2155-2156
 2156-2157
 2157-2158
 2158-2159
 2159-2160
 2160-2161
 2161-2162
 2162-2163
 2163-2164
 2164-2165
 2165-2166
 2166-2167
 2167-2168
 2168-2169
 2169-2170
 2170-2171
 2171-2172
 2172-2173
 2173-2174
 2174-2175
 2175-2176
 2176-2177
 2177-2178
 2178-2179
 2179-2180
 2180-2181
 2181-2182
 2182-2183
 2183-2184
 2184-2185
 2185-2186
 2186-2187
 2187-2188
 2188-2189
 2189-2190
 2190-2191
 2191-2192
 2192-2193
 2193-2194
 2194-2195
 2195-2196
 2196-2197
 2197-2198
 2198-2199
 2199-2200
 2200-2201
 2201-2202
 2202-2203
 2203-2204
 2204-2205
 2205-2206
 2206-2207
 2207-2208
 2208-2209
 2209-2210
 2210-2211
 2211-2212
 2212-2213
 2213-2214
 2214-2215
 2215-2216
 2216-2217
 2217-2218
 2218-2219
 2219-2220
 2220-2221
 2221-2222
 2222-2223
 2223-2224
 2224-2225
 2225-2226
 2226-2227
 2227-2228
 2228-2229
 2229-2230
 2230-2231
 2231-2232
 2232-2233
 2233-2234
 2234-2235
 2235-2236
 2236-2237
 2237-2238
 2238-2239
 2239-2240
 2240-2241
 2241-2242
 2242-2243
 2243-2244
 2244-2245
 2245-2246
 2246-2247
 2247-2248
 2248-2249
 2249-2250
 2250-2251
 2251-2252
 2252-2253
 2253-2254
 2254-2255
 2255-2256
 2256-2257
 2257-2258
 2258-2259
 2259-2260
 2260-2261
 2261-2262
 2262-2263
 2263-2264
 2264-2265
 2265-2266
 2266-2267
 2267-2268
 2268-2269
 2269-2270
 2270-2271
 2271-2272
 2272-2273
 227